You are given a 4-bit Serial-In-Parallel-Out register composed of D-flip-flops (positive-edge triggered) and the bits shift from left to right (LSB to MSB). Assume that all FFs are in state 0, initially. Given an input stream, 11010110, answer the following questions: a. Draw the timing diagram for the first 4 clock pulses (time steps), representing the clock signal and the FF states. b. What are the output values between the 6th and 7th clock pulses (ie, the positive edge of the 6th clock pulse has happened, and the positive edge of the 7th clock is yet to happen)?