Design a multiple-output logic circuit whose input is a BCD digit and whose outputs are defined as follows: 1f: Detects input digits that are divisible by 4, 2f: Detects numbers greater than or equal to 3, 3f: Detects numbers less than 7. Write a Verilog and/or VHDL model of the circuit. Also, realize the circuit using NAND gates.

See explanation

Explanation:

A multiple output logic network accepts BCD digits as input. The output is, when the input digits are divisible by 4, when the input is greater than or equal to 3, when the input is less than 7. The truth table for the given condition is as shown below.

A B C D

0 0 0 0

0 0 0 1

0 0 1 0

0 0 1 1

0 1 0 0

0 1 0 1

0 1 1 0

0 1 1 1

1 0 0 0

1 0 0 1

1 0 1 0

1 0 1 1

1 1 0 0

1 1 0 1

1 1 1 0

1 1 1 1

0

0

0

0

1

0

0

0

1

0

0

0

1

0

0

0

0

0

0

1

1

1

1

1

1

1

1

1

1

1

1

1

1

1

1

1

1

1

1

0

0

0

0

0

0

0

0

0

answer: 500 wph.

explanation:

answer:

all three have their own beauties

explanation:

it is difficult to choose someone as most beautiful