Suppose the processor has separate instruction and data caches. The miss rate for instruction cache is 5% and that for data cache is 20%. The miss penalty is 60 cycles for both caches. When there is a cache miss, the pipeline stalls, waiting for the data/instruction to be fetched from the main memory. What is the CPI overhead due to memory accesses