subject

In this project, you need to implement a simple cache simulator that takes as an input the configurations of the cache to simulate, such as: size, associativity and replacement policy. When you run you simulator, you need to additionally provide the path of the trace file that includes the memory accesses. Your simulator will parse the trace file, which looks like:

R 0x2356257

W 0x257777

Each line consists of two parts, the operation type (read or write) and byte address in hexadecimal. After reading each line, the simulator will simulate the impact of that access on the cache state, e. g., the LRU state of the accessed set and the current valid blocks in the set. Your simulator needs to maintain information such as hits, misses and otheruseful statistics throughout the whole run. In this project, you need to implement two different cache replacement policies: LRU and FIFO. In LRU, the least-recently-used element gets evicted, whereas in FIFO, the element that was inserted the earliest gets evicted. Implementation hint:allocate your cache as a 2D array, where each row is a set. On each item of the array keep track of information like the tag of the data in this block. You can create multiple instances of such a 2D array for different purposes; for example, you can create another 2D array to track the LRU position of the corresponding block in the LRU stack of the set. Assume 64B block size for all configurationsInputs to SimulatorThe name of your executable should be SIM, and your simulator should take inputs as following:

./SIM is the size of the simulated cache in bytes is the associativity replacement policy: 0 means LRU, 1 means FIFO trace file name with full pathExample:./SIM32768 8 1 /home/TRACES/MCF. t

This will simulate a 32KB cache with 8-way associativity and FIFO replacement policy. The memory trace will be read from /home/TRACES/MCF. t

Note: the trace file will contain addresses that can be for 64-bit system, so you might need data types that are large enough to read them correctly and bookkeep the metadata in your simulator. For example, if the tag is 9 bytes and you allocate your tag array bookkeeping array as an array of integers, you will not be able to store the whole 9 bytes; integer is only 4 bytes. Accordingly, use data types such as long long intand its equivalents in other languages. Outputfrom Simulator:The following outputs are expected from your simulator:a. The read miss ratio for L1 cacheb. The write miss ratio for L1 cachec. The total miss ratio for L1 cache

IN C Language

ansver
Answers: 1

Another question on Computers and Technology

question
Computers and Technology, 22.06.2019 20:00
What side length would you specify if you were required to create a regular hexagonal plate that was composed of 33 cm(squared) of sheet metal? dimension the side length to 0.1 cm
Answers: 2
question
Computers and Technology, 23.06.2019 15:00
Based on the current economic situation do you expect the employment demand for graduating engineers to increase or decrease? explain the basis for your answer. with a significant economic recovery, what do you think will happen to future enrollments in graduating engineering programs?
Answers: 1
question
Computers and Technology, 23.06.2019 19:30
You can apply several different worksheet themes from which tab?
Answers: 1
question
Computers and Technology, 23.06.2019 20:30
If chris has a car liability insurance, what damage would he be covered for
Answers: 1
You know the right answer?
In this project, you need to implement a simple cache simulator that takes as an input the configura...
Questions
question
World Languages, 21.09.2019 19:30
question
Mathematics, 21.09.2019 19:30
question
Physics, 21.09.2019 19:30
Questions on the website: 13722360